

## QFP-MM85HG-S1DC

### 100Gbps QSFP28 Transceiver, Multi Mode, 100m Reach

#### DESCRIPTION

QFP-MM85HG-S1DC is 100Gb/s QSFP28 SR4 transceiver. It is compliant with the QSFP28 MSA and IEEE 802.3bm. QSFP28 SR4 is an assembly of four full-duplex lanes, where each lane is capable of transmitting data at rates up to 25.78Gb/s, providing an aggregated rate of 103.125Gb/s.

#### FEATURES

- Four-channel full-duplex transceiver
- 25.78Gb/s data rate per channel
- Maximum link length of 70m on OM3(MMF) ,100m on OM4 (MMF)
- Power dissipation < 2.5W
- Built-in digital diagnostic functions
- Built-in CDR
- 850nm VCSEL transmitter
- Good EMI performance
- Single 3.3V power supply
- RoHS compliant
- Operating case temperature: 0~+70°C



#### APPLICATION

- 100GBASE-SR4 100G Ethernet
- 40GBASE-SR4 40G Ethernet
- High-speed interconnects within/between switches, routers and transport equipment
- Server-server clusters
- Super-computing interconnections
- Interconnects rack-to-rack, shelf-to-shelf, board-to-board, board-to-optical backplane

## ABSOLUTE MAXIMUM RATINGS (TC=25°C, UNLESS OTHERWISE NOTED)

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device.

These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet.

Exposure to absolute maximum ratings will cause permanent damage and/or adversely affect device reliability.

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Storage Temperature	TS	-40	-	+85	°C	
Maximum Supply Voltage	Vcc	-0.3	-	3.6	V	
Operating Relative Humidity	RH	15	-	+85	%	

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Data Rate	DR			103.1	Gb/s	1
Bit Error Rate	BER			5E-5		2
Operating Case Temperature	Tcase	0		70	°C	
Fiber Length on MMF(OM4)	L			100	m	3

Notes:

1. Supports 100GBASE-SR4 per IEEE 802.3bm.
2. Tested with a  $2^{31} - 1$  PRBS.
3. Requires FEC on the host to support maximum distance, per 100GBASE-SR4.

## PIN DESCRIPTIONS

Pin	Symbol	Name/Description	Ref.
1	GND	Ground	1
2	Tx2n	Transmitter Inverted Data Input	
3	Tx2p	Transmitter Non-Inverted Data Input	
4	GND	Ground	1
5	Tx4n	Transmitter Inverted Data Input	
6	Tx4p	Transmitter Non-Inverted Data Input	
7	GND	Ground	1
8	ModSelL	Module Select	
9	ResetL	Module Reset	

10	Vcc Rx	+3.3 V Power supply receiver	
11	SCL	2-wire serial interface clock	
12	SDA	2-wire serial interface data	
13	GND	Ground	1
14	Rx3p	Receiver Non-Inverted Data Output	
15	Rx3n	Receiver Inverted Data Output	
16	GND	Ground	1
17	Rx1p	Receiver Non-Inverted Data Output	
18	Rx1n	Receiver Inverted Data Output	
19	GND	Ground	1
20	GND	Ground	1
21	Rx2n	Receiver Inverted Data Output	
22	Rx2p	Receiver Non-Inverted Data Output	
23	GND	Ground	1
24	Rx4n	Receiver Inverted Data Output	
25	Rx4p	Receiver Non-Inverted Data Output	
26	GND	Ground	1
27	ModPrsL	Module Present	
28	IntL	Interrupt	2
29	Vcc Tx	+3.3 V Power supply transmitter	
30	Vcc1	+3.3 V Power Supply	
31	LPMODE	Low Power Mode	
32	GND	Ground	1
33	Tx3p	Transmitter Non-Inverted Data Input	
34	Tx3n	Transmitter Inverted Data Input	
35	GND	Ground	1
36	Tx1p	Transmitter Non-Inverted Data Input	
37	Tx1n	Transmitter Inverted Data Input	
38	GND	Ground	1

1. Circuit ground is internally isolated from chassis ground.

2. IntL is an open collector/drain output, which should be pulled up with a 4.7k – 10k Ohms resistor on the host board. The INTL pin is deasserted "High" after completion of reset, when byte 2 bit 0 (Data Not Ready) is read with a value of '0' and the flag field is read (see SFF-8636).




Figure 1 – QSFP28-Compliant 38-Pin Connector (Per SFF-8679)

## ELECTRICAL SPECIFICATION

Parameter	Symbol	Min	Typical	Max	Units	Notes
Supply Voltage	Vcc	3.135		3.465	V	
Supply Current	Icc			0.75	A	
Module Total Power	P			2.5	W	1
<b>Transmitter</b>						
Signaling rate per lane		25.78125±100ppm			Gb/s	
Differential input impedance	Zin		100		Ohm	
Differential input voltage amplitude	Vin			900	mVp-p	
<b>Receiver</b>						
Signaling rate per lane		25.78125±100ppm			Gb/s	
Differential Output impedance	Zout		100		Ohm	
Differential output voltage amplitude	Vout	400		900	mVp-p	
Eye width		0.57			UI	
Vertical eye closure		5.5			dB	
Transition time, 20% to 80%	Tr/Tf	12			ps	

Notes:

1. Maximum total power value is specified across the full temperature and voltage range.


## OPTICAL SPECIFICATION

Parameter	Symbol	Min	Typical	Max	Units	Notes
<b>Transmitter</b>						
Signaling rate per lane		25.78125±100ppm			Gb/s	1
Center wavelength	$\lambda$	840	850	860	nm	
Transmit OMA per Lane	TXP	-6.4		3	dBm	
Transmit Average Power per Lane	Pout	-8.4		2.4	dBm	
Optical Extinction Ratio	ER	3			dB	
TDEC per Lane	TDEC			5	dB	
Average launch power of OFF transmitter, per lane				-30	dBm	
Optical return loss tolerance	RL			12	dB	
Transmitter eye mask definition {X1, X2, X3, Y1, Y2, Y3}		{0.28, 0.34, 0.43, 0.36, 0.44, 0.4}				2
<b>Receiver</b>						
Signaling rate per lane		25.78125±100ppm			Gb/s	1
Damage Threshold	DT	3.4				
Average Receive Power per Lane	RXP	-10.3		2.4	dBm	
Receive Power (OMA) per Lane	RxOMA			3	dBm	
Receiver Reflectance	Rfl			-12	dB	
Receive Sensitivity in OMA, each Lane	SEN			-5.6	dBm	2
LOS De-Assert	LOSD			-13	dBm	
LOS Assert	LOSA	-30			dBm	
LOS Hysteresis	LOSh	0.5			dB	

Notes:

1. Transmitter and Receiver consists of 4 lasers and photodiode operating at 25.78Gb/s each.
2. Sensitivity is specified at 5E(-5)BER.

## DIGITAL DIAGNOSTIC FUNCTIONS



**Figure 2 – Two-Wire Interface Fields**

The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed through a 2-wire serial interface. The 2-wire serial interface shall consist of a master and slave. The fixed side shall be the master and the free side shall be the slave. Control and data are transferred serially. The master shall initiate all data transfers. Data can be transferred from the master to the slave and from the slave to the master. The 2-wire interface shall consist of clock (SCL) and data (SDA) signals. The master utilizes SCL to clock data and control information on the 2-wire bus. The master and slave shall latch the state of SDA on the positive transitioning edge of SCL. The SDA signal is bi-directional.


During data transfer, the SDA signal shall transition when SCL is low. A transition on the SDA signal while SCL is high shall indicate a stop or start condition.  
For more information, please see the QSFP28 MSA documentation.

**DIGITAL DIAGNOSTIC SPECIFICATIONS**

Parameter	Symbol	Accuracy	Units	Notes
Transceiver Case Temperature	DMI_Temp	±3	°C	Over operating temp
Supply voltage monitor absolute error	DMI_VCC	±3%	V	Full operating range
Channel Bias current monitor	DMI_ibias	±10%	mA	Per channel
Channel RX power monitor absolute error	DMI_RX	±3	dB	Per channel
Channel TX power monitor absolute error	DMI_TX	±3	dB	Per channel

**MECHANICAL SPECIFICATIONS**

Unit:mm



## Ordering information

Part Number	Product Description
QFP-MM85HG-S1DC	850nm, 100Gbps, MPO, 100m, 0°C~+70°C, with DDM

## For More Information

Tel: +86-755-23301665

E-mail : [sales@fibertoptech.com](mailto:sales@fibertoptech.com)

Web: <http://www.fibertoptech.com>